



Lawrence Berkeley National Laboratory

Report on TIPP 2011 3D-IC Satellite Meeting

Carl Grace


June 21, 2011

Key takeaways


- 3D-IC potentially a very valuable technology for detector improvement and we should continue to pursue it
- 3D-IC is conceptually simple, but in practice it is really, really hard
- Experiences thus far have been quite painful
- Until a foundry takes over, get ready for endless waits for parts and a tiresome blame game



2D versus 3D Circuits









3D Integrated Circuit Cross-Section




Tier2-to-Tier1 Alignment and Bonding









Tier2 Substrate Removal and Electrical Connection to Tier1





Tier3 Bonding and Alignment









Tezzaron 3D MPW Run Experience

бит

- In late 2008, consortium of 15 institutions formed to fabricated 3D integrated circuits using the Tezzaron/Chartered process.
 - Chartered uses a via middle process to add vias to 130nm CMOS process
 - Tezzaron performs 3D stacking using Cu-Cu thermo compression bonding

Flip 2nd wafer on top of second wafer

Assume identical wafers

Bond 2nd wafer to 1st wafer using Cu-Cu thermocompression bond

Thin 2nd wafer to

expose super via


Add metallization

for bump or wire

bond

to back of 2nd wafer


about 12um to



After FEOL fabricate 6 um super contact (via) Silicon

Dielectric(SiO2/SiN)

Complete **BEOL** processing



TSV

wafer

Possibilities offered by European Industry and Research Institutes

